## Notice of References Cited Application/Control No. O9/942,116 Examiner Fred Ferris Applicant(s)/Patent Under Reexamination WHEELER ET AL. Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,044,211 A	03-2000	Jain, Prem P.	716/18
	В	US-5,734,581	03-1998	Butts et al.	703/15
	С	US-6,466,898 B1	10-2002	Chan, Terence	703/17
	D	US-4,587,625	05-1986	Marino et al.	703/14
	E	US-2003/0046648 A1	03-2003	Wheeler et al.	716/11
	F	US-6,643,836 B2	11-2003	Wheeler et al.	716/11
	G	US-2003/0046052 A1	03-2003	Wheeler et al.	703/15
	Н	US-6,718,522 B1	04-2004	McBride et al.	716/4
	ı	US-6,484,295 B1	11-2002	McBride et al.	716/4
	J	US-6,002,861 A	12-1999	Butts et al.	703/16
	К	US-5,812,414 A	09-1998	Butts et al.	716/16
	L	US-5,796,623	08-1998	Butts et al.	703/23
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	,				
	0					
	Р		Ĭ .			
	Q					
Ŀ	R					
	Ø					
	Т				7	

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Process-Level Modeling with VHDL", J. Armstrong, Proceeding Verilog HDL Conference, March 1998, IEEE
	٧	"IEEE Standard Multivalue Logic System for VHDL Model Onteroperability", IEEE Standards Board, March 1993
	w	
	х	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.